verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
OR together output of parameterized-instanced modules
user_57185510
•
1
1
28
system-verilog verilog
What is the reason behind the warnings (Xst:3015) and how to rectify the same?
user_174963960
•
1
1
38
xilinx-ise xilinx hdl verilog compiler-warnings
I want to give various values in one vector
user_159574160
•
1
1
41
verilog
How to emitVerilog from Firrtl with annotations
user_176330620
•
1
0
73
firrtl chisel verilog annotations
Combinational way of implementing a CAM in verilog
user_4003270
•
1
1
164
system-verilog fpga verilog
In Intel Quartus, can I initialize RAM using a string parameter?
user_12875540
•
2
1
185
quartus intel-fpga system-verilog fpga verilog
Concurrent assignment to a non-net '_' is not permitted
user_174761730
•
2
1
1157
vivado verilog
How to remove latches in code of 1-bit ALU?
user_137010700
•
1
2
92
verilog
Register file not reading any data
user_134056070
•
2
1
67
vivado verilog
UART Transmit and receive data does not start (Vivado)
user_116567750
•
2
1
130
uart vivado verilog
Hot Questions