verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
How can I use display or monitor in verilog to check a register
user_144924040
•
1
1
455
test-bench verilog
I am trying use the output of a 16-bit encoder as to give input to the register (PIPO)
user_177810040
•
1
2
146
test-bench iverilog verilog
If else condition precedence in Verilog
user_41510030
•
3
2
362
system-verilog verilog if-statement
SystemVerilog introduces logic, but why?
user_116396010
•
3
1
108
system-verilog verilog
Using typedef with wire in SystemVerilog
user_116396010
•
2
2
81
system-verilog edaplayground verilog typedef
Constraint to randomize such a way that consecutive 2 bits are set to 1, other bits are 0 for 16-bit variable
user_178012740
•
2
1
460
system-verilog verilog unique-constraint constraints
How to Display String on Verilog
user_154162600
•
2
2
1622
system-verilog verilog
How can I run this code without syntax error?
user_176829010
•
2
1
49
bitwise-xor xor verilog module
Program Counter not incrementing
user_155079160
•
1
1
56
test-bench verilog
Usage of 'begin/end' in design modules
user_145298140
•
3
2
402
system-verilog verilog
Hot Questions