vivado

29 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
How to compare two 'std_logic_vector' type in VHDL?
user_75913970
•
1
1
76
vivado vhdl
Synth 8-27 Primitives not Supported in Vivado
user_132186920
•
1
1
86
xilinx vivado fpga verilog
Bitstream Encryption
user_62080680
•
2
1
49
bitstream vivado fpga hdl
Vivado routing metrics
user_78760110
•
2
1
47
xilinx vivado fpga
Is there a way to synchronize custom interrupt signals with AXI master transactions in Vitis HLS?
user_15263210
•
4
1
199
axi4 zynq xilinx vivado interrupt
Verilog statement on output port
user_118779370
•
1
1
46
vivado verilog
Is it possible to see if vivado inferred blockram?
user_85488280
•
1
2
77
synthesis vivado
Best way to define and initialize matrix in VHDL
user_144426800
•
2
1
95
vivado fpga vhdl
How to fix "Error: Expected expression of type std_ulogic"?
user_75913970
•
2
1
219
vivado vhdl
The Zynq Book Tutorials Lab 4-C part adding directive problem
user_142834610
•
1
2
129
vivado-hls vivado
Hot Questions