hdl

37 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
SystemVerilog: Aggregate class with array of class objects
user_111276230
•
1
1
49
test-bench system-verilog hdl verilog oop
Bitstream Encryption
user_62080680
•
2
1
49
bitstream vivado fpga hdl
I wrote this code in Verilog and there are no error messages, but it doesn't work
user_190927690
•
1
1
74
quartus modelsim system-verilog hdl verilog
Implementing a 16 bit register in Nand2Tetris (HDL code)
user_157729810
•
1
1
595
nand2tetris hdl
No response from uut in testbench
user_163554710
•
1
1
88
test-bench verification hdl verilog
Why this process is executed when the simulation starts
user_150205920
•
1
1
61
asic modelsim fpga hdl vhdl
What does `vec type 'AnonymousBundle(IO io in <module>)' must be a Chisel type, not hardware` mean?
user_52044700
•
1
1
91
chisel hdl module
What is the reason behind the warnings (Xst:3015) and how to rectify the same?
user_174963960
•
1
1
38
xilinx-ise xilinx hdl verilog compiler-warnings
localparameters to make code generic to support different data widths
user_25322960
•
2
2
128
fpga hdl verilog
24 Hour Clock code, getting fan out error
user_133448650
•
1
1
130
digital hdl verilog
Hot Questions