SpiceQA
Questions
Tags
Users
Badges
firrtl
8 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
how to get a critical path / bottleneck analysis of FIRRTL code?
user_124704
0
•
asked May 30, 2022
2
1
54
riscv
firrtl
chisel
what do "cmem", "infer", and "mport" mean?
user_124704
0
•
asked Apr 1, 2022
2
1
52
firrtl
chisel
False "Combinational loop detected"
user_18534874
0
•
asked Mar 21, 2022
2
1
179
firrtl
chisel
scala
Bundle using Mux
user_18351927
0
•
asked Mar 2, 2022
1
1
42
firrtl
chisel
How to emitVerilog from Firrtl with annotations
user_17633062
0
•
asked Dec 9, 2021
1
0
73
firrtl
chisel
verilog
annotations
Differences between LazyModule and LazyModuleImp
user_12512293
0
•
asked Apr 18, 2021
1
1
201
rocket-chip
riscv
firrtl
chisel
Chisel/FIRRTL DefnameDifferentPortsException
user_8409703
0
•
asked Oct 20, 2020
3
1
130
firrtl
chisel
How to convert a deprecated low Firrtl Transform to the Dependency API
user_309039
0
•
asked Sep 28, 2020
2
1
42
firrtl
chisel
1
(current)
Hot Questions