verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Wire value is not passed properly to submodule
user_115653640
•
1
1
80
system-verilog verilog
Compile error in define macro when using $bits
user_15842350
•
1
1
79
system-verilog verilog
24 Hour Clock code, getting fan out error
user_133448650
•
1
1
130
digital hdl verilog
Verilog Testbench signal value not updating
user_169644590
•
1
1
124
test-bench verilog
What exactly do x and z values represent in Verilog?
user_31243900
•
2
2
1364
system-verilog verilog
Unresolved reference to 'fulladder' in Verilog
user_171200760
•
1
1
142
verilog
How use value of string read from file
user_65043730
•
1
1
260
verilog
I don't understand why "a [2]" to "a [7]" are not "No output dependent on input pin"
user_89609050
•
1
1
72
verilog
Are Verilog directives mandatory, e.g. timescale?
user_30438240
•
3
1
264
directive verilog
Error near "output": syntax error, unexpected output, expecting ')'
user_170376830
•
2
1
274
modelsim system-verilog verilog debugging
Hot Questions