verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
No response from uut in testbench
user_163554710
•
1
1
88
test-bench verification hdl verilog
Use only a subset of output port bits?
user_74537570
•
1
1
152
verilog
Primitive not gate with more than one input
user_116396010
•
1
1
203
verilog
Vivado Error : static elaboration of top level verilog design unit(s) in library work failed
user_132186920
•
1
2
554
verilog
Constrain total number of array elements less than predetermined value
user_179852360
•
2
2
219
system-verilog verilog constraints random
Clarification on uses of posedge in "if"
user_179582540
•
2
1
347
verilog
Modulating a signal on-off at 10kHz
user_132186920
•
1
1
77
verilog
Verilog HDL syntax error at practice.v(7) near text "or"; expecting ")"
user_177854330
•
1
2
237
quartus verilog syntax-error
Minimum in array
user_156062260
•
2
1
167
system-verilog verilog
No output data in sinc3 filter simulation
user_132186920
•
1
2
92
test-bench verilog
Hot Questions