verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Port size (12 or 12) does not match connection size (6)
user_149209180
•
1
1
276
modelsim verilog
Error (10170): Verilog HDL syntax error at CRC_configurable.v(62) near text: "integer"; expecting "end"
user_156457920
•
2
1
56
verilog case for-loop
Division using 4-bit Full Adder and Calling the module whenever it is required
user_156096800
•
1
1
182
system-verilog verilog compiler-errors division
How to get rid of Syntax error near "or" in Verilog
user_156096800
•
2
1
198
task verilog syntax-error
How to display data from memory file at the positive edge of the clock?
user_154218110
•
1
1
101
test-bench hdl verilog
What am I doing wrong? Testbench not updating correctly
user_152040470
•
1
1
75
quartus intel-fpga fpga verilog
Verification of 2-digit BCD adder
user_147749740
•
1
1
162
fpga verilog
iverilog error: syntax in assignment statement l-value
user_151715880
•
2
1
175
digital-design system-verilog verilog
How can I do more accurate calculation ln(1+x) in verliog
user_147846980
•
2
2
105
verilog
How to disable indentation upon entering a semicolon, in Emacs under verilog mode?
user_15497360
•
1
1
149
system-verilog verilog emacs
Hot Questions