verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
parameter based typedef in system Verilog
user_33030200
•
3
2
1749
register-transfer-level system-verilog verilog
How to define multiple modules sharing same data bus in SystemVerilog
user_17667900
•
3
1
494
system-verilog verilog
Why do I get this error: Illegal operation for constant expression?
user_120982980
•
2
1
570
system-verilog verilog
Verilog testbench error multiplex 4x1 using EDAPlayground
user_141199860
•
2
1
196
edaplayground verilog
Verilog Calculation Error 8-bit 1's Complement Subtractor
user_133953560
•
2
1
246
xor verilog if-statement for-loop
How to Check Values in a Module vs the Values in Another Module in Verilog
user_133953560
•
2
1
105
verilog
Writing a simple function to count number of ones in a vector
user_62382750
•
2
1
239
verilog
Modeling a (2^n) x m single port RAM
user_62382750
•
2
1
208
verilog
Error: syntax error in set_input_delay (Quartus)
user_116328250
•
2
2
120
quartus verilog syntax-error
How to set a signal at both posedge and negedge of a clock?
user_139726560
•
2
1
734
xilinx-ise hdl verilog
Hot Questions