verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Disable statement not executing at a particular value
user_90316510
•
2
1
72
system-verilog verilog
Using Verilog to implement light control
user_95578500
•
2
2
212
fpga verilog
Double square braces
user_40247810
•
2
1
176
brackets verilog
My testbench always shows X as the outputs
user_134623940
•
2
1
156
test-bench system-verilog verilog module
Error: Assignment under multiple single edges is not supported for synthesis
user_113683390
•
2
1
51
verilog
What is the reset type of the reset signal of an always_latch .?
user_64430970
•
1
1
304
system-verilog verilog
Error in ModelSim, near "=": syntax error, unexpected '='. Syntax error found in the scope following 'Y'. Is there a missing '::'?
user_162258990
•
2
1
471
verilog
JK Flip Flop verilog code error on design
user_161123960
•
1
1
192
verilog
Does the Condition Operator Evaluate Bitwise for indexed part selection
user_143178690
•
1
1
104
system-verilog verilog conditional-operator
I want to type conversion in Quartus2 Verilog
user_161669030
•
1
1
53
quartus verilog
Hot Questions