test-bench

22 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Use testbench to check module but output does not change when I use other input
user_113467350
•
1
1
33
test-bench verilog
SystemVerilog: Aggregate class with array of class objects
user_111276230
•
1
1
49
test-bench system-verilog hdl verilog oop
Getting output of convolutional PE as XXX instead of a number?
user_174085850
•
1
1
671
test-bench system-verilog verilog
Why am I getting the error : part select cannot be applied to scalar in my testbench?
user_188614030
•
1
2
364
test-bench system-verilog verilog
Why is the direction in port mappings from the design to the test-bench and not vice versa?
user_182017310
•
1
1
53
test-bench vhdl testing
No response from uut in testbench
user_163554710
•
1
1
88
test-bench verification hdl verilog
No output data in sinc3 filter simulation
user_132186920
•
1
2
92
test-bench verilog
How can I use display or monitor in verilog to check a register
user_144924040
•
1
1
455
test-bench verilog
I am trying use the output of a 16-bit encoder as to give input to the register (PIPO)
user_177810040
•
1
2
146
test-bench iverilog verilog
Program Counter not incrementing
user_155079160
•
1
1
56
test-bench verilog
Hot Questions