verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Assignment one item from two?
user_71435820
•
1
1
40
verilog variable-assignment list
4 bit register with enable and asynchronous reset
user_147749740
•
2
1
1131
fpga verilog
Functional Coverage - bin that collects all values that are not collected in other bins
user_149922130
•
2
1
407
uvm verification system-verilog verilog
Writing random data to a RAM in a testbench
user_151787100
•
2
1
507
ram verilog
Verilog Mode - how to turn off colors for /* */ comments?
user_14864420
•
2
1
258
verilog comments vim
System Verilog Illegal assignment: Cannot assign an unpacked type to a packed type
Admin1
•
1
1
6708
modelsim system-verilog verilog
verilog, improve speed of PWM
user_17341080
•
2
1
127
verilog
Problem with reset Johson Counter Verilog
user_147147510
•
1
1
71
iverilog logic verilog
Johnson Counter Syntax error. Unexpected token: generate
user_147147510
•
2
2
731
system-verilog logic verilog
PyGears hdlgen generates top level module with DTI interfaces, Vivado is expecting Verilog which does not support this feature
user_145643030
•
2
1
83
system-verilog pygears verilog python
Hot Questions