verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
How to eliminate Verilog instance syntax error
user_161156580
•
3
1
50
verilog
Memory module bidirectional data is unknown
user_42616280
•
3
1
89
verilog
7-segment decoder does not have errors, but test is failing
user_159138190
•
2
1
57
verilog
TestBench I2C SDA won't go low
user_1749550
•
1
1
76
test-bench verilog
generate register delay for simulation in chisel
user_107150400
•
2
1
130
vcd gtkwave chisel verilog
Verilog -- "and reduction" & duty cycle
user_6892420
•
3
1
183
verilog
How to understand which SystemVerilog is supported by Cadence XMVLOG compiler?
user_31026380
•
2
1
625
cadence verification system-verilog verilog
Multiple items matching in Verilog case statement
user_137743960
•
2
2
2245
verilog case
Trying to simulate JK-FF with gate level code
user_116739120
•
1
1
32
iverilog verilog
Does this queue have a variable size?
user_156876390
•
1
1
148
system-verilog verilog
Hot Questions