verilog

verilog

35 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Is my Verilog code synthesizable/correct?
userNVVl10
•
0
0
37
verilog fpga
Use testbench to check module but output does not change when I use other input
余昌翰0
•
1
1
33
test-bench verilog
Execution order of initial and always blocks in Verilog
user51932590
•
0
3
39
control-flow hdl hardware-programming verilog abstract-syntax-tree
Why state transition is not taking place in the verilog code provided below?
userwBSl10
•
-1
0
35
hdl verilog
I am unable to understand the error in this code that is preventing an output to be displayed
Tori0
•
0
1
26
verilog
Is there a synthesizable way in verilog to bind IP internal pins to top
jacobi0
•
-1
1
27
reusability verilog system-verilog ip bind
SystemVerilog: Aggregate class with array of class objects
Guilty0
•
1
1
49
hdl test-bench verilog system-verilog oop
Why is this counter assignment wrong?
mouad0
•
1
1
52
verilog system-verilog
What does the expression [ lsb_base_expr +- width_expr ] syntesize to?
nanoeng0
•
-2
2
67
verilog system-verilog
Data bit not incremented during one clock cycle in mod16 counter
Dhanashri P0
•
-1
1
35
test-bench clock verilog counter system-verilog
Hot Questions