system-verilog

121 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Why am I getting the error : part select cannot be applied to scalar in my testbench?
user_188614030
•
1
2
364
test-bench system-verilog verilog
predict clock in user defined primitive
user_142641770
•
1
1
45
system-verilog verilog
How does SystemVerilog compiler knows to separate two arguments in a macro?
user_21450430
•
2
1
103
system-verilog macros
Shortening a dist style constraint in SystemVerilog
user_13053220
•
1
1
104
system-verilog
UVM Verbosity override
user_4724850
•
1
1
199
uvm system-verilog
Masking input unpacked array
user_45059980
•
1
2
71
system-verilog verilog
The parent argument in the uvm_component constructor
user_116396010
•
1
2
321
uvm system-verilog
Logical equality for two different vector widths
user_77798690
•
1
1
348
vivado system-verilog
Will an If statement stop checking if the first OR condition is met?
user_124838670
•
1
1
115
system-verilog if-statement
What happens when you "alias" member variables with member function inputs/outputs?
user_172828310
•
1
2
38
system-verilog class oop
Hot Questions