system-verilog

system-verilog

27 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Does defining a vector before a single bit input affect the single bit?
destroyer8060
•
1
2
42
verilog system-verilog
Calculating a parameter from another parameter via a function prevents verilog IP from packaging
jrive0
•
-1
0
31
module-packaging vivado system-verilog
Is there a synthesizable way in verilog to bind IP internal pins to top
jacobi0
•
-1
1
27
reusability verilog system-verilog ip bind
SystemVerilog: Aggregate class with array of class objects
Guilty0
•
1
1
49
hdl test-bench verilog system-verilog oop
how to include "," comma in SystemVerilog Macros
userpuQl10
•
0
1
27
system-verilog macros
Why is this counter assignment wrong?
mouad0
•
1
1
52
verilog system-verilog
SystemVerilog: String to Circuit Net
ex1led0
•
0
1
44
test-bench system-verilog environment-variables simulation
What does the expression [ lsb_base_expr +- width_expr ] syntesize to?
nanoeng0
•
-2
2
67
verilog system-verilog
Data bit not incremented during one clock cycle in mod16 counter
Dhanashri P0
•
-1
1
35
test-bench clock verilog counter system-verilog
Simplest way to enforce that a module is only instanced once?
Lance E.T. Compte0
•
0
2
43
verilog system-verilog
Hot Questions