system-verilog

121 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Why does SystemVerilog think 0.001 == 0?
user_99854450
•
2
1
49
system-verilog
What is the goal of declaring an array with an offset? [8:1] instead of [7:0]
user_47483260
•
1
1
44
system-verilog verilog
Assignment operator type check failed on interface parameters
user_86481640
•
1
1
109
system-verilog
Continuous assignment with 0 delay not getting the expected value after a signal positive edge
user_40306650
•
1
2
68
digital-design system-verilog testing
Assign a hierarchical path to a string variable inside generate block for N number of instances
user_193504740
•
1
1
64
system-verilog for-loop
Task does not pass the output right
user_193469100
•
1
1
52
system-verilog fpga verilog
Weird custom VGA signal behaviour (FPGA)
user_164307980
•
1
1
79
system-verilog vga fpga verilog
Pad or truncate vector assignments based on parameter values
user_137797460
•
1
1
61
system-verilog verilog
I wrote this code in Verilog and there are no error messages, but it doesn't work
user_190927690
•
1
1
74
quartus modelsim system-verilog hdl verilog
Getting output of convolutional PE as XXX instead of a number?
user_174085850
•
1
1
671
test-bench system-verilog verilog
Hot Questions