system-verilog

121 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Constrain total number of array elements less than predetermined value
user_179852360
•
2
2
219
system-verilog verilog constraints random
Typedef Enum - Instantiation at top module and port connection
user_50536770
•
1
1
132
system-verilog instantiation enums module typedef
Minimum in array
user_156062260
•
2
1
167
system-verilog verilog
If else condition precedence in Verilog
user_41510030
•
3
2
362
system-verilog verilog if-statement
SystemVerilog introduces logic, but why?
user_116396010
•
3
1
108
system-verilog verilog
Using typedef with wire in SystemVerilog
user_116396010
•
2
2
81
system-verilog edaplayground verilog typedef
Constraint to randomize such a way that consecutive 2 bits are set to 1, other bits are 0 for 16-bit variable
user_178012740
•
2
1
460
system-verilog verilog unique-constraint constraints
How to Display String on Verilog
user_154162600
•
2
2
1622
system-verilog verilog
Usage of 'begin/end' in design modules
user_145298140
•
3
2
402
system-verilog verilog
OR together output of parameterized-instanced modules
user_57185510
•
1
1
28
system-verilog verilog
Hot Questions