verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
ALU using modules in Verilog
user_166407560
•
1
1
428
digital-logic hdl verilog
$readmemh doesn't read the values from data file
user_150470910
•
2
2
836
fpga hdl verilog
Nonblocking assignment assigns immediately in Vivado simulation
user_123820890
•
2
2
103
verification system-verilog verilog
Error: (vlog-2110) Illegal reference to net "code"
user_164387820
•
3
2
243
vlsi system-verilog verilog
Need help to auto indent in verilog or systemverilog code in VIM
user_164368780
•
1
1
690
system-verilog verilog vim
How to get outputs/pulses when counter reaches two particular values?
user_90316510
•
2
1
79
system-verilog verilog
Verilog: differences between if statement and case statement
user_142338850
•
4
1
448
hdl verilog
Verilog: ternary operator together with arithmetic right shift causing unexpected behavior
user_108419980
•
4
1
209
verilog
Passing a vector and performing operations on it results in X
user_163605770
•
3
1
55
hdl verilog vector
Modulo adder output shows no change
user_163330000
•
2
1
76
verilog
Hot Questions