system-verilog

121 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Nonblocking assignment assigns immediately in Vivado simulation
user_123820890
•
2
2
103
verification system-verilog verilog
How is uvm_component registered inside the uvm_factory?
user_145733480
•
1
1
381
uvm system-verilog
Error: (vlog-2110) Illegal reference to net "code"
user_164387820
•
3
2
243
vlsi system-verilog verilog
Need help to auto indent in verilog or systemverilog code in VIM
user_164368780
•
1
1
690
system-verilog verilog vim
How to get outputs/pulses when counter reaches two particular values?
user_90316510
•
2
1
79
system-verilog verilog
Can I provide macro/reference as parameter for hierarchical access in testbench? (SystemVerilog)
user_156344310
•
1
1
129
system-verilog
Why is import package outside module visible from other files/modules?
user_47483260
•
2
1
427
system-verilog
Disable statement not executing at a particular value
user_90316510
•
2
1
72
system-verilog verilog
My testbench always shows X as the outputs
user_134623940
•
2
1
156
test-bench system-verilog verilog module
What is the reset type of the reset signal of an always_latch .?
user_64430970
•
1
1
304
system-verilog verilog
Hot Questions