system-verilog

121 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
iverilog error: syntax in assignment statement l-value
user_151715880
•
2
1
175
digital-design system-verilog verilog
How to use an array to output multiple values from one input?
user_150870860
•
2
1
474
system-verilog arrays
How to disable indentation upon entering a semicolon, in Emacs under verilog mode?
user_15497360
•
1
1
149
system-verilog verilog emacs
Randomizing structure with typedefs
user_119866430
•
4
1
685
system-verilog
Functional Coverage - bin that collects all values that are not collected in other bins
user_149922130
•
2
1
407
uvm verification system-verilog verilog
System Verilog Illegal assignment: Cannot assign an unpacked type to a packed type
Admin1
•
1
1
6708
modelsim system-verilog verilog
Johnson Counter Syntax error. Unexpected token: generate
user_147147510
•
2
2
731
system-verilog logic verilog
Flip flop testbench shows incorrect values
user_141199860
•
2
2
136
test-bench flip-flop system-verilog
PyGears hdlgen generates top level module with DTI interfaces, Vivado is expecting Verilog which does not support this feature
user_145643030
•
2
1
83
system-verilog pygears verilog python
parameter based typedef in system Verilog
user_33030200
•
3
2
1749
register-transfer-level system-verilog verilog
Hot Questions