system-verilog

121 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Constraint issue: pick number within array with specific number match
user_118341830
•
1
3
765
system-verilog constraints
Behavioral designing of a multiple input and gate
user_171726990
•
2
1
125
system-verilog verilog logical-operators
Wire value is not passed properly to submodule
user_115653640
•
1
1
80
system-verilog verilog
Compile error in define macro when using $bits
user_15842350
•
1
1
79
system-verilog verilog
What exactly do x and z values represent in Verilog?
user_31243900
•
2
2
1364
system-verilog verilog
Error near "output": syntax error, unexpected output, expecting ')'
user_170376830
•
2
1
274
modelsim system-verilog verilog debugging
How to get property of class handle after override in UVM?
user_169260240
•
1
1
308
uvm system-verilog
How to represent 45 degree and 26.565 degree angle in 32 bit binary form?
user_114142270
•
2
1
151
cordic vivado system-verilog verilog fft
SystemVerilog $bits() return type?
user_68839270
•
2
2
552
system-verilog
How to implement divisible by both 4 and 10 constraint in system verilog?
user_158893050
•
2
1
541
system-verilog constraints
Hot Questions