verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
How do I create a C/C++ preprocessor style macro in Chisel HDL?
user_53997340
•
2
1
155
chisel hdl verilog macros scala
the simulation output of my JK Flip-Flop just get nothing changed
user_135663010
•
2
3
153
preset flip-flop simulation verilog
Quartus does not allow using a Generate block in Verilog
user_50707330
•
2
2
445
quartus intel-fpga fpga hdl verilog
is it possible to call out Verilog function in a VHDL code by using Quartus
user_136597000
•
2
1
345
quartus vhdl verilog
How to display/print unpacked type as hexadecimal in SystemVerilog?
user_94911110
•
3
1
4480
system-verilog verilog hex integer syntax
Unable to get output in Verilog simulation of digital clock
user_136103750
•
2
1
413
xilinx-ise simulation verilog clock
How to give a two dimensional array an initial value in verilog
user_130767470
•
3
1
578
system-verilog verilog
A simple clock divider module
user_135555190
•
2
2
935
verilog
Warning:Instantiation depth might indicate recursion in ModelSim
user_134240840
•
2
2
666
verilog
Illegal assignment pattern. the number of elements (1) does not match with type's wirth (2). in system verilog
user_134713060
•
2
2
466
system-verilog verilog
Hot Questions