verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Multiple conditions in If statement Verilog
user_124332150
•
2
2
6425
verilog
Defining different parameter value for simulation and synthesis
user_103314220
•
3
4
1039
synplify modelsim system-verilog verilog
Why does inlining a Verilog arithmetic shift turn it into a logical one?
user_6955910
•
3
2
102
verilog bit-shift
vivado block designer not updating RTL interface in block design after modifying verilog or vhdl RTL files
user_113844550
•
3
2
2071
xilinx vivado fpga vhdl verilog
understanding a binary multiplier using gate-level diagram
user_87761670
•
3
1
1156
synthesis multiplication fpga verilog binary
How does %m work in $display system task?
user_101435940
•
2
1
7593
verilog
My result for matrix multiplication using verilog is not getting displayed
user_106247400
•
2
1
395
vivado fpga verilog
Is there ever a reason for "? 1 : 0" in Verilog?
user_6310510
•
3
1
325
verilog conditional-operator
Use Vivado tool with create_clock and create_generate_clock
user_103785300
•
2
2
2185
vivado fpga verilog
Cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct
user_102139250
•
5
1
7715
verilog
Hot Questions