verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
$display in Verilog and printf in C
user_28632650
•
9
1
83569
verilog c
How to infer block RAM in Verilog
user_4369760
•
6
1
18910
ram verilog type-inference
Verilog two-way handshaking example
user_20707450
•
7
3
8345
computer-architecture verilog processor
how to get array of values as plusargs in systemverilog?
user_29309630
•
5
2
5705
system-verilog verilog command-line-arguments
Why are nonblocking assignments not allowed in Verilog functions?
user_14080200
•
6
2
3751
system-verilog hdl verilog
"<signal> is not a constant" error in if-statement
user_15665250
•
7
2
44286
verilog
Division in verilog
user_8430360
•
17
10
89141
verilog
How can I separate long statements into lines in Verilog
user_9131720
•
9
3
16404
verilog
What do curly braces mean in Verilog?
user_2545160
•
46
2
111192
verilog concatenation
Experiences with Test Driven Development (TDD) for logic (chip) design in Verilog or VHDL
user_201470
•
31
8
5645
fpga simulation vhdl verilog tdd
Hot Questions