digital-logic

8 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Problem while implementing JK-Flip Flop in VHDL
user_122498320
•
1
1
77
digital-design digital-logic hardware-programming vhdl
How to create K-MAP from function
user_169685540
•
2
1
62
digital-design digital-logic
ALU using modules in Verilog
user_166407560
•
1
1
428
digital-logic hdl verilog
How to simulate output delay using next_trigger() in SystemC?
Admin1
•
5
1
313
systemc digital-logic
How to create boolean data type to standard logic in VHDL
user_51713480
•
2
1
1881
digital-logic hdl vhdl
Converstion from SOP to POS using boolean algebra
user_152619090
•
1
1
70
digital-logic boolean-algebra
Chisel3 REPL peek value is correct but expect fails in test
user_32601990
•
3
1
152
digital-logic chisel fpga
How to test modules with bundle/vec input?
user_32601990
•
2
2
197
digital-logic chisel
  • 1
Hot Questions