fpga

84 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Multiple boards Windows Device Manager prompts resource conflict, error code is 12
user_12893330
•
2
1
93
device-manager driver fpga
What FPGA vendor boards are supported (well) by Chisel?
user_32601990
•
2
2
1325
chisel fpga
#address-cells and #size-cells field in device tree overlay range property
user_11592900
•
2
0
1894
intel-fpga device-tree fpga embedded-linux linux
Artix-7 LUT usage too high for 6-input 1-output logic
user_16390490
•
2
1
228
xilinx fpga vhdl
Property Specification Language (PSL) in VHDL-2008
user_121026750
•
2
0
205
psl register-transfer-level verification fpga vhdl
Zynq, Yocto Linux and Custom FPGA IP Block Workflow
user_31771080
•
2
1
487
zynq yocto driver fpga linux
Modelsim VHDL Array Initialization gives warning (vcom-1320)
user_94476810
•
4
1
592
modelsim fpga vhdl initialization arrays
Assigning x (dont care) to a register reset value or combinatorical output to improve area efficiency
user_138522600
•
3
1
930
system-verilog fpga verilog
Chisel3 REPL peek value is correct but expect fails in test
user_32601990
•
3
1
152
digital-logic chisel fpga
Quartus does not allow using a Generate block in Verilog
user_50707330
•
2
2
445
quartus intel-fpga fpga hdl verilog
Hot Questions