SpiceQA
Questions Tags Users Badges

fpga

84 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Unable to open ftdi device with vid 0403, pid 6010
user_68958400
• asked Nov 10, 2021
1
1
1678
ftdi fpga
How to connect the inout data ports to multiple IOs
user_147069250
• asked Nov 5, 2021
1
1
44
vivado fpga
localparameters to make code generic to support different data widths
user_25322960
• asked Oct 19, 2021
2
2
128
fpga hdl verilog
$readmemh doesn't read the values from data file
user_150470910
• asked Aug 10, 2021
2
2
836
fpga hdl verilog
Using Verilog to implement light control
user_95578500
• asked Jun 24, 2021
2
2
212
fpga verilog
What am I doing wrong? Testbench not updating correctly
user_152040470
• asked Mar 18, 2021
1
1
75
quartus intel-fpga fpga verilog
Problem communicating FPGA and PC with UM245R USB-parallel conversor
user_153578650
• asked Mar 9, 2021
2
1
163
labwindows ftdi fpga vhdl c
Verification of 2-digit BCD adder
user_147749740
• asked Feb 21, 2021
1
1
162
fpga verilog
4 bit register with enable and asynchronous reset
user_147749740
• asked Jan 14, 2021
2
1
1131
fpga verilog
Why shouldn't I be using 'inout' rather than 'in' or 'out'?
user_147196790
• asked Dec 8, 2020
2
1
408
vivado fpga vhdl
  • PrevPrev
  • 5
  • 6
  • 7
  • 8
  • 9
  • NextNext
Hot Questions
Terms of service Privacy policy
Powered by Answer