yosys

7 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Yosys: Multiple edge sensitivities for asynchronous reset
user_57211020
•
2
1
104
ice40 yosys fpga verilog signal-processing
Why do I get "Module port is neither input nor output" for all wires?
user_187038700
•
1
1
84
yosys verilog
Why Yosys synthesis the sequential statement to constant
user_165496070
•
2
2
141
synthesis yosys
YOSYS simulating a combinatorial circuit with a specific input
user_81317070
•
1
1
87
yosys circuit simulation
What are yosys formal capabilities with verific?
user_82323020
•
4
1
1089
yosys
How to run post-synthesis simulation with the IceStorm iCE40 FPGA flow
user_22137200
•
3
1
1664
yosys
Is it possible to create a simulation waveform from yosys output
user_2970420
•
7
1
2355
yosys fpga simulation verilog
  • 1
Hot Questions