verilog

212 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Synth 8-27 Primitives not Supported in Vivado
user_132186920
•
1
1
86
xilinx vivado fpga verilog
Why can‘t I use wildcards in the "if" in the conditional statement？
user_173537260
•
1
1
40
system-verilog verilog
(System)Verilog bit cut out from arbitrary position
user_148360740
•
3
1
66
system-verilog verilog slice
How to address individual bits in an input when calling a module from another module?
user_195576510
•
1
1
44
verilog
How to have individual bit values be labeled as inputs in modules to be used in other modules?
user_195576510
•
1
1
21
verilog
IEEE 754-2008 Float32 calculations incorrect in HDL simulators
user_28937620
•
1
1
45
modelsim infinity fpga ieee-754 verilog
Verilog function gives return clock cycle too late
user_195102710
•
2
1
48
verilog for-loop function
What is the meaning of "= |" in Verilog?
user_194433530
•
2
1
62
verilog
What is the goal of declaring an array with an offset? [8:1] instead of [7:0]
user_47483260
•
1
1
44
system-verilog verilog
Task does not pass the output right
user_193469100
•
1
1
52
system-verilog fpga verilog
Hot Questions