hdl

37 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
ALU NOOP case infers a latch: Is this OK?
user_21159710
•
3
1
55
alu hdl verilog
ALU using modules in Verilog
user_166407560
•
1
1
428
digital-logic hdl verilog
$readmemh doesn't read the values from data file
user_150470910
•
2
2
836
fpga hdl verilog
Trying to build a PC (counter) for the nand2tetris , but I'm having some trouble with the logic
user_149904330
•
3
1
354
nand2tetris hdl
Verilog: differences between if statement and case statement
user_142338850
•
4
1
448
hdl verilog
Passing a vector and performing operations on it results in X
user_163605770
•
3
1
55
hdl verilog vector
How to create boolean data type to standard logic in VHDL
user_51713480
•
2
1
1881
digital-logic hdl vhdl
Sorting a vector in VHDL
user_157250540
•
2
1
214
hdl vhdl
How to display data from memory file at the positive edge of the clock?
user_154218110
•
1
1
101
test-bench hdl verilog
What the difference between != and =/= in chisel?
user_44229570
•
2
1
95
chisel hdl scala
Hot Questions