vivado

29 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
VHDL: Button debouncing (or not, as the case may be)
user_86807530
•
2
3
5226
xilinx vivado debounce fpga vhdl
vivado block designer not updating RTL interface in block design after modifying verilog or vhdl RTL files
user_113844550
•
3
2
2071
xilinx vivado fpga vhdl verilog
Vivado, Zynq, BRAM Controller, Narrow AXI burst option
user_41605600
•
5
1
664
axi4 zynq xilinx vivado
Xilinx, Zynq, AXI4 interconnect. What are the performance implications of configuring register slice and data fifo options?
user_41605600
•
3
1
1186
axi4 zynq xilinx vivado
AXI Protocol, difference between secure and non-secure transactions
user_41605600
•
5
1
1017
axi4 zynq vivado
My result for matrix multiplication using verilog is not getting displayed
user_106247400
•
2
1
395
vivado fpga verilog
VHDL/vivado syntax errors
user_106168550
•
2
1
766
vivado vhdl
Use Vivado tool with create_clock and create_generate_clock
user_103785300
•
2
2
2185
vivado fpga verilog
7 Series Transceiver synthesis issue
user_83114930
•
3
0
425
vivado fpga vhdl
Hot Questions