system-verilog

121 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
How to define multiple modules sharing same data bus in SystemVerilog
user_17667900
•
3
1
494
system-verilog verilog
Why do I get this error: Illegal operation for constant expression?
user_120982980
•
2
1
570
system-verilog verilog
Where would a GND driver come from?
user_139657960
•
2
1
116
quartus system-verilog verilog
Using Systemverilog to read then print binary file. First bytes read & print ok, trouble\w byte containing a 1 in the ms bit position encountered
user_8998620
•
3
1
1081
system-verilog edaplayground octave binary
How to use Arithmetic expression in Enum in system verilog?
user_129371400
•
3
1
267
test-bench system-verilog verilog
Assigning x (dont care) to a register reset value or combinatorical output to improve area efficiency
user_138522600
•
3
1
930
system-verilog fpga verilog
What is the difference between these 2 counters?
user_136887250
•
2
2
97
system-verilog hdl verilog
PSL assertion for variable delay pipeline
user_14801300
•
3
1
256
system-verilog-assertions psl verification system-verilog vhdl
How to display/print unpacked type as hexadecimal in SystemVerilog?
user_94911110
•
3
1
4480
system-verilog verilog hex integer syntax
How to give a two dimensional array an initial value in verilog
user_130767470
•
3
1
578
system-verilog verilog
Hot Questions