system-verilog

121 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Illegal assignment pattern. the number of elements (1) does not match with type's wirth (2). in system verilog
user_134713060
•
2
2
466
system-verilog verilog
Defining different parameter value for simulation and synthesis
user_103314220
•
3
4
1039
synplify modelsim system-verilog verilog
systemverilog unpacked array concatenation
user_21094520
•
4
3
6780
system-verilog
Can VCS output a shared library instead of an executable (simv)?
user_109544230
•
2
0
426
synopsys-vcs riscv system-verilog fpga shared-libraries
Implicit net-type declaration and `default-nettype
user_81594850
•
4
2
9783
system-verilog
In SystemVerilog, what does (.*) mean?
user_94190710
•
5
2
4780
system-verilog
How to store return value from $system("...") call in SystemVerilog?
user_23740280
•
2
2
3289
system-verilog
Detect timescale in System Verilog
user_87830600
•
7
1
1578
system-verilog-dpi uvm modelsim system-verilog
Using don't-care in enumeration typedef in synthesizable SystemVerilog
user_50953380
•
2
1
308
synthesis system-verilog
Is it possible to use a type defined with "typedef enum" in a module's port declaration?
user_82742860
•
3
1
1763
system-verilog
Hot Questions