vhdl

133 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Initializing arrays in VHDL: How exactly does it work?
user_49943370
•
2
1
295
array-indexing vhdl concatenation arrays
In VHDL, what does an unconstrained array's index range default to when passed as an argument to a function/procedure?
user_99581590
•
2
1
441
vhdl
Why can't I use anything but (0 and 1) when I specify the radix in a literal?
user_83245850
•
2
0
62
vivado vhdl
Can you alias an entity?
user_85672310
•
4
1
387
vhdl
Artix-7 LUT usage too high for 6-input 1-output logic
user_16390490
•
2
1
228
xilinx fpga vhdl
Property Specification Language (PSL) in VHDL-2008
user_121026750
•
2
0
205
psl register-transfer-level verification fpga vhdl
Modelsim VHDL Array Initialization gives warning (vcom-1320)
user_94476810
•
4
1
592
modelsim fpga vhdl initialization arrays
PSL assertion for variable delay pipeline
user_14801300
•
3
1
256
system-verilog-assertions psl verification system-verilog vhdl
is it possible to call out Verilog function in a VHDL code by using Quartus
user_136597000
•
2
1
345
quartus vhdl verilog
VHDL case insensitivity
user_45442530
•
3
1
1470
vhdl case-insensitive
Hot Questions