cpu-architecture

399 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Why does does a NOP (as a 5th uop) speed up a 4 uop loop on Ice Lake?
user_113221310
•
10
0
281
x86-64 micro-optimization assembly cpu-architecture
Reading Current Uncore Frequency and Setting Uncore Frequency Multipliers
user_57556530
•
3
1
1316
msr intel x86 cpu-architecture
Why does x86 paging have no concept of privilege rings?
user_105057780
•
5
3
651
paging operating-system x86 cpu-architecture privileges
How does a 64-bit computer change one byte in memory?
user_56096850
•
2
2
187
x86-64 assembly memory cpu-architecture c
Intel(x86_64) 64 bit vs 32 bit integer arithmetic performance difference
user_73899750
•
2
1
464
x86 cpu-architecture linux c performance
What exactly is a machine instruction?
user_148439460
•
2
2
166
microcoding instructions instruction-set cpu-architecture
ADD slower than ADC in the first step of a bigint multiply on Coffee Lake (Skylake)
user_8992550
•
12
0
262
micro-optimization x86 assembly cpu-architecture performance
C# compiled into assembly. Why does it take longer to run fewer assembly instructions?
user_1039590
•
4
0
90
amd-processor x86-64 assembly cpu-architecture c#
How does Load Store Queue work in the presence of MSHR?
user_149485660
•
2
1
359
micro-architecture cpu-cache cpu-architecture queue
Why “movnti” followed by an “sfence” guarantees persistent ordering？
user_148836760
•
3
1
159
persistent-memory memory-barriers x86 cpu-architecture
Hot Questions