xilinx

36 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
vivado block designer not updating RTL interface in block design after modifying verilog or vhdl RTL files
user_113844550
•
3
2
2071
xilinx vivado fpga vhdl verilog
Vivado, Zynq, BRAM Controller, Narrow AXI burst option
user_41605600
•
5
1
664
axi4 zynq xilinx vivado
Xilinx, Zynq, AXI4 interconnect. What are the performance implications of configuring register slice and data fifo options?
user_41605600
•
3
1
1186
axi4 zynq xilinx vivado
VHDL Warning Xst:1293 FF/Latch has a constant value of 0
user_84514280
•
3
1
1022
synthesis xilinx-ise xilinx vhdl warnings
Verilog : Variable index is not supported in signal
user_58418110
•
3
2
3155
xilinx hdl verilog hardware
Copying ISim results as strings/text
user_33318790
•
4
1
1885
xilinx-ise xilinx fpga simulation vhdl
Hot Questions