intel

208 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
What is the difference between N.E. and I in Intel manual?
user_100050950
•
3
1
114
instructions instruction-set intel x86 assembly
Difference Between mem_load_uops_retired.l3_miss and offcore_response.demand_data_rd.l3_miss.local_dram Events
user_66610260
•
3
1
224
intel-pmu perf memory-access performancecounter intel
Performance Counters for DRAM Accesses
user_66610260
•
2
1
482
perf performance-testing memory-access performancecounter intel
In which conditions the L1 IP-based stride prefetcher will be triggered?
user_152562550
•
7
0
194
micro-architecture prefetch cpu-cache intel x86
How does Linux handle Intel's Optane Persistent Memory Modules under Memory Mode?
user_41111880
•
2
1
404
persistent-memory intel linux-kernel cpu-architecture performance
Why am I seeing more RFO (Read For Ownership) requests using REP MOVSB than with vmovdqa
user_113221310
•
6
0
450
memcpy x86-64 micro-optimization intel cpu-architecture
Sandy Bridge QPI bandwidth perf event
user_19691820
•
3
1
142
numa perf intel bandwidth profiling
Expected maximum instruction throughput for simple c++ for loops
user_16831390
•
4
0
105
intel x86 optimization c++ performance
Reading Current Uncore Frequency and Setting Uncore Frequency Multipliers
user_57556530
•
3
1
1316
msr intel x86 cpu-architecture
PMC to count if software prefetch hit L1 cache
user_113221310
•
3
1
270
intel-pmu memory-barriers x86-64 performancecounter intel
Hot Questions