SpiceQA
Questions
Tags
Users
Badges
intel
208 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Writeback of clean cache lines in Skylake?
user_7840870
0
•
asked Nov 9, 2020
2
0
178
cpu-cache
intel
x86
cpu-architecture
How to make Intel GPU available for processing through pytorch?
user_12860141
0
•
asked Oct 29, 2020
10
2
11517
pytorch
deep-learning
intel
gpu
Why did Intel remove the 16-byte branch target alignment Coding Rule from the Optimization Reference Manual?
user_4603507
0
•
asked Oct 9, 2020
2
0
131
micro-architecture
x86-64
micro-optimization
intel
x86
Haswell AVX/FMA latencies tested 1 cycle slower than Intel's guide says
user_9241138
0
•
asked Sep 29, 2020
2
1
273
avx
x86-64
intel
cpu-architecture
performance
Are Intel's PTT and TPM equivalent
user_2881914
0
•
asked Sep 26, 2020
8
2
16157
tpm
trusted
uefi
intel
security
x86-64 do address calculating mov i.e mov i(r, r, i), r execute on on port 1? Or is it still p0156?
user_11322131
0
•
asked Sep 20, 2020
2
1
240
intel
x86
assembly
cpu-architecture
Why "setne %al" used "a lot of cycles" in perf annotation?
user_5319228
0
•
asked Sep 8, 2020
2
1
350
intel-pmu
perf
intel
x86
assembly
How to explain poor performance on Xeon processors for a loop with both sequential copy and a scattered store?
user_14234444
0
•
asked Sep 7, 2020
14
1
649
amd-processor
cpu-cache
intel
cpu-architecture
performance
What is the granularity of "masked" stores in AVX512?
user_2059893
0
•
asked Sep 3, 2020
8
1
179
avx512
intel
assembly
cpu-architecture
performance
How to use assumed-shape explicit-length character arrays as dummy argument with ifort?
user_7722668
0
•
asked Aug 27, 2020
2
0
207
gfortran
compiler-errors
intel
fortran
arrays
Prev
Prev
9
10
11
(current)
12
13
Next
Next
Hot Questions