SpiceQA
Questions
Tags
Users
Badges
cpu-architecture
399 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Why is POP slow when using register R12?
user_10461973
0
•
asked Nov 11, 2020
7
1
293
micro-optimization
intel
x86
cpu-architecture
performance
Writeback of clean cache lines in Skylake?
user_7840870
0
•
asked Nov 9, 2020
2
0
178
cpu-cache
intel
x86
cpu-architecture
Do cache block replacement policies in x86 prefer clean blocks over dirty blocks?
user_6090226
0
•
asked Nov 9, 2020
2
0
38
micro-architecture
x86-64
cpu-cache
cpu-architecture
Can you have torn reads/writes between two threads pinned to different processors, if the system is cache coherent?
user_14447296
0
•
asked Oct 30, 2020
2
1
243
atomic
cpu-cache
cpu-architecture
multithreading
What is packed and unpacked and extended packed data
user_7644243
0
•
asked Oct 29, 2020
7
1
1025
avx
avx2
simd
sse
cpu-architecture
The execution process of the instruction and the realization in gem5?
user_14328098
0
•
asked Oct 17, 2020
2
0
297
micro-architecture
gem5
instructions
x86
cpu-architecture
How can we expect a program to complete in order?
user_9804450
0
•
asked Oct 9, 2020
3
1
65
microprocessors
cpu-architecture
cpu
How does trace-inputs provided to trace-driven simulators look like?
user_4972296
0
•
asked Oct 5, 2020
2
0
25
branch-prediction
simulator
cpu-architecture
trace
memory-management
Way prediction in modern cache
user_4972296
0
•
asked Oct 3, 2020
5
1
1875
micro-architecture
cpu-cache
processor
cpu-architecture
caching
Can a speculatively executed CPU branch contain opcodes that access RAM?
user_3023292
0
•
asked Sep 30, 2020
5
1
1241
speculative-execution
cpu-architecture
cpu
Prev
Prev
19
20
21
(current)
22
23
Next
Next
Hot Questions