memory-barriers

105 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
What are cases where the MSVC c++ compiler option /volatile:ms and /volatile:iso show differences in the output assembler?
user_1582850
•
4
0
197
memory-barriers volatile multithreading visual-c++ c++
ARMv8.3 meaning of rcpc
user_22457070
•
3
1
379
armv8 memory-barriers memory-model arm cpu-architecture
Vullkan compute shader caches and barriers
user_39003730
•
4
2
158
barrier compute-shader vulkan memory-barriers
std::condition_variable memory writes visibility
user_92054460
•
3
1
232
memory-barriers atomic synchronization multithreading c++
x86 memory ordering test shows reordering where Intel's manual says there shouldn't be?
user_164820140
•
2
1
170
memory-barriers lock-free x86 cpu-architecture c++
Program counter, fences and processor re-ordering
user_71087690
•
2
2
79
memory-barriers x86-64 assembly cpu-architecture windows
C function to flush all cache lines that hold an array
user_36099760
•
2
1
1245
intrinsics memory-barriers cpu-cache x86 c
Does vulkan pipeline memory barrier eases the sync constraint in relation to pipeline barrier with no memory barrier?
user_19854090
•
3
1
132
vulkan memory-barriers
Possible orderings with memory_order_seq_cst and memory_order_release
user_55016750
•
2
1
322
stdatomic c++20 memory-barriers multithreading c++
Using CUDA atomicInc to get unique indices
user_41083760
•
3
1
292
memory-barriers atomic cuda
Hot Questions