SpiceQA
Questions
Tags
Users
Badges
memory-barriers
105 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Why DMB barrier is neceesary even though d-cache is disabled
user_2051246
0
•
asked Nov 15, 2020
2
1
179
arm64
memory-barriers
assembly
linux
Is c++ singleton need memory barrier while using mutex?
user_7831374
0
•
asked Oct 28, 2020
5
1
166
stdmutex
memory-barriers
c++
is it possible to encourage threads to line up without forcing it?
user_3339089
0
•
asked Oct 3, 2020
2
1
69
memory-barriers
thread-safety
multithreading
c++
Some confused regarding to Rust memory order
user_3811161
0
•
asked Oct 3, 2020
2
1
287
rust
memory-barriers
Why do read and write barrier for x86 in glibc not use __volatile asm?
user_9533194
0
•
asked Sep 29, 2020
2
1
168
memory-barriers
inline-assembly
glibc
gcc
c
What is the difference between load/store relaxed atomic and normal variable?
user_3498766
0
•
asked Sep 9, 2020
4
3
1941
stdatomic
memory-barriers
atomic
c++11
c++
C++ memory_order_acquire/release questions
user_6546412
0
•
asked Aug 21, 2020
2
2
308
stdatomic
memory-barriers
memory-model
c++
How does libcxx std::counting_semaphore implement "Strongly happens before" for release / acquire?
user_2945027
0
•
asked Aug 2, 2020
13
0
771
stdatomic
c++20
memory-barriers
language-lawyer
c++
Is Python (cpython) behavior with respect to memory barriers and atomicity etc. guaranteed?
user_2588184
0
•
asked Jul 24, 2020
5
1
388
memory-barriers
volatile
multithreading
python
What are the 'synchronized barriers'?
user_12605698
0
•
asked Jul 12, 2020
5
2
326
java-memory-model
memory-barriers
synchronized
jvm
java
Prev
Prev
7
(current)
8
9
10
11
Next
Next
Hot Questions