memory-barriers

105 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Are memory orders for each atomic correct in this lock-free SPSC ring buffer queue?
user_166662130
•
8
2
440
stdatomic memory-barriers lock-free multithreading c++
Lock free readonly-shared memory don’t care about memory order, only ensure visibility?
user_111500170
•
2
0
79
memory-barriers shared-memory multithreading c
The strong-ness of x86 store instruction wrt. SC-DRF?
user_44851680
•
2
1
230
stdatomic memory-barriers memory-model cpu-architecture c++
How is load->store reordering possible with in-order commit -- follow up
user_42351470
•
2
0
88
memory-barriers cpu-architecture
How are memory_order_seq_cst fences useful anymore in C++20?
user_22849950
•
7
1
418
c++20 memory-barriers memory-model language-lawyer c++
Is this understanding correct for these code about java volatile and reordering?
user_72229830
•
2
4
165
memory-barriers volatile cpu-cache multithreading java
Can multiple readers synchronize with the same writers with acquire/release ordering?
user_127880720
•
2
1
150
stdatomic memory-barriers memory-model atomic c++
are writes made to the memory-mapped file on ARM architecture visible to different mmapped reader process consistently, like x86?
user_1233710
•
3
1
127
memory-barriers shared-memory x86-64 mmap arm
Reason for the name of the "store buffer" litmus test on x86 TSO memory model
user_44851680
•
4
1
297
memory-barriers memory-model x86 cpu-architecture
Folly hazard pointer implementation incorrect memory barrier?
user_166984830
•
1
0
166
folly memory-barriers lock-free atomic c++
Hot Questions