SpiceQA
Questions
Tags
Users
Badges
cpu-architecture
399 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Does Program Counter hold current address or the address of the next instruction?
user_1284311
0
•
asked Aug 25, 2018
9
4
6764
program-counter
assembly
cpu-architecture
SIMD intrinsic and memory bus size - How CPU fetches all 128/256 bits in a single memory read?
user_4123577
0
•
asked Nov 27, 2017
2
1
546
memory-bandwidth
x86-64
simd
sse
cpu-architecture
Can a hyper-threaded processor core execute two threads at the exact same time?
user_5464383
0
•
asked Nov 23, 2017
3
1
1629
hyperthreading
cpu-architecture
multithreading
multiprocessing
What specifically marks an x86 cache line as dirty - any write, or is an explicit change required?
user_406068
0
•
asked Nov 21, 2017
13
3
1537
memory-bandwidth
x86-64
cpu-cache
x86
cpu-architecture
How to create branchless code for this piece of code?
Admin
1
•
asked Nov 11, 2017
4
2
1865
compiler-optimization
micro-optimization
computer-science
cpu-architecture
compiler-construction
Calculating memory size based on address bit-length and memory cell contents
user_8680627
0
•
asked Nov 8, 2017
6
1
45805
memory-address
memory
cpu-architecture
TensorFlow: CPU Choice AVX-512 AMD, Intel?
user_377252
0
•
asked Nov 7, 2017
4
0
3736
tensorflow
cpu-architecture
cpu
Does the VMX mode have the capability to detect previously non-trappable sensitive instructions?
user_8186113
0
•
asked Oct 8, 2017
3
2
273
intel
x86
processor
cpu-architecture
Implementation of chrono library
user_7870209
0
•
asked Oct 7, 2017
2
1
869
cpu-architecture
time
c++
Virtually indexed physically tagged cache Synonym
user_5841727
0
•
asked Oct 5, 2017
7
1
2745
operating-system
cpu-cache
cpu-architecture
caching
Prev
Prev
31
32
33
(current)
34
35
Next
Next
Hot Questions