SpiceQA
Questions
Tags
Users
Badges
memory-bandwidth
10 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Can hardware threads access main memory at the same time?
user_10662977
0
•
asked Aug 13, 2022
1
1
73
memory-bandwidth
hyperthreading
x86
memory
cpu-architecture
Can all of L2/L3 cache be used by data? If so, why does the Graviton 3 bandwidth plot drop off after half the L2/L3 size, but only gradually?
user_1937197
0
•
asked Jul 19, 2022
2
2
96
memory-bandwidth
arm64
cpu-cache
cpu-architecture
performance
Memory throughput for strided memory accesses
user_295502
0
•
asked Jun 27, 2022
2
0
55
gather
memory-bandwidth
x86-64
cpu-architecture
Erroneous single thread memory bandwidth benchmark
user_7251588
0
•
asked Mar 10, 2022
5
1
140
memory-bandwidth
performance-testing
benchmarking
assembly
c++
C++ Optimize Memory Read Speed
user_2403221
0
•
asked Jun 14, 2021
3
3
421
memory-bandwidth
apple-m1
simd
c++
performance
Understanding factors in latency bounded memcpy/memset x86_64
user_11322131
0
•
asked Jan 11, 2021
2
0
159
memory-bandwidth
memcpy
x86-64
intel
cpu-architecture
OpenCL Memory Bandwidth/Coalescing
user_14349139
0
•
asked Sep 27, 2020
2
1
296
memory-bandwidth
opencl
gpgpu
gpu
c++
memory bandwidth for many channels x86 systems
user_2542702
0
•
asked Jun 28, 2019
86
1
2088
memory-bandwidth
avx512
openmp
x86
c
SIMD intrinsic and memory bus size - How CPU fetches all 128/256 bits in a single memory read?
user_4123577
0
•
asked Nov 27, 2017
2
1
546
memory-bandwidth
x86-64
simd
sse
cpu-architecture
What specifically marks an x86 cache line as dirty - any write, or is an explicit change required?
user_406068
0
•
asked Nov 21, 2017
13
3
1537
memory-bandwidth
x86-64
cpu-cache
x86
cpu-architecture
1
(current)
Hot Questions