SpiceQA
Questions
Tags
Users
Badges
memory-barriers
105 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Is notifiy_one()/notify_all() semantically a release-operation, and if yes, where is that defined?
user_5001448
0
•
asked Jul 11, 2020
3
0
136
memory-barriers
language-lawyer
condition-variable
c++
Reducing bus traffic for cache line invalidation
user_45843
0
•
asked Jun 27, 2020
7
1
205
memory-barriers
memory-model
cpu-cache
cpu-architecture
multithreading
How do modern Intel x86 CPUs implement the total order over stores
user_2245707
0
•
asked Jun 19, 2020
3
1
1516
mesi
memory-barriers
intel
x86
cpu-architecture
Should combining memory fence for mutex acquire-exchange loop (or queue acquire-load loop) be done or should it be avoided?
user_2945027
0
•
asked Jun 11, 2020
2
2
1518
memory-barriers
arm
micro-optimization
cpu-architecture
How is std::atomic<T>::notify_all ordered?
user_2945027
0
•
asked Jun 10, 2020
4
1
409
stdatomic
c++20
memory-barriers
language-lawyer
c++
Atomicity of small PCIE TLP writes
user_13622910
0
•
asked May 26, 2020
2
1
337
pci-e
memory-barriers
x86-64
atomic
Why is there barrier() in KCOV code in Linux kernel?
user_1895325
0
•
asked May 14, 2020
2
1
163
memory-barriers
interrupt
synchronization
linux-kernel
c
Why memory_order_release support until C++20?
user_4822738
0
•
asked May 10, 2020
4
2
375
c++20
memory-barriers
c++
C11 Standalone memory barriers LoadLoad StoreStore LoadStore StoreLoad
user_1069389
0
•
asked May 10, 2020
2
1
634
stdatomic
memory-barriers
memory-model
c
c++
C++ latency increases when memory ordering is relaxed
user_997112
0
•
asked May 7, 2020
4
1
573
memory-barriers
x86
c++11
c++
performance
Prev
Prev
7
8
(current)
9
10
11
Next
Next
Hot Questions