SpiceQA
Questions
Tags
Users
Badges
cpu-cache
121 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Is there non-cacheable (=cache-bypass) load or store instruction for aarch64?
user_1511337
0
•
asked Mar 18, 2021
2
1
784
arm64
arm
memory-address
cpu-cache
assembly
How to disable L3 cache prefetcher on Intel Xeon Scalable Processor?
user_15412982
0
•
asked Mar 17, 2021
3
1
686
msr
prefetch
cpu-cache
intel
x86
How to run "invd" instruction with disabled SMP support?
user_14090817
0
•
asked Mar 13, 2021
2
1
137
cpu-cache
x86
kernel-module
linux-kernel
linux
Does Java change the value of only the modified fields from cache?
user_14333398
0
•
asked Feb 28, 2021
2
1
60
cpu-cache
cpu
caching
java
In which conditions the L1 IP-based stride prefetcher will be triggered?
user_15256255
0
•
asked Feb 24, 2021
7
0
194
micro-architecture
prefetch
cpu-cache
intel
x86
Multilevel tiling for cache sensitive matrix multiplication
user_6124330
0
•
asked Feb 2, 2021
4
2
425
tiling
matrix-multiplication
cpu-cache
c++
Whats the usecase of "write protected" PAT memory type?
user_5760073
0
•
asked Jan 29, 2021
4
0
153
page-tables
osdev
cpu-cache
x86
memory
Inconsistency of Igor Ostrovsky's Example 2 in his blog "Gallery of Processor Cache Effects" for Apple M1 Silicon CPU
user_7422352
0
•
asked Jan 28, 2021
2
0
178
apple-m1
runtime
cpu-cache
caching
java
Cache misses when accessing an array in nested loop
user_8705952
0
•
asked Jan 27, 2021
2
2
582
cache-locality
cpu-cache
caching
c
performance
How to simulate write-through cache
user_14328098
0
•
asked Jan 25, 2021
1
1
388
gem5
qemu
cpu-cache
cpu
caching
Prev
Prev
2
3
4
(current)
5
6
Next
Next
Hot Questions