SpiceQA
Questions
Tags
Users
Badges
cpu-architecture
399 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Why does the short (16-bit) variable mov a value to a register and store that, unlike other widths?
user_13819373
0
•
asked Jan 15, 2022
5
1
122
micro-optimization
x86
assembly
cpu-architecture
c
Why does "INT_MAX * INT_MAX" product give 1?
user_7850148
0
•
asked Jan 11, 2022
2
2
147
integer-overflow
cpu-architecture
c
Do I need to externally call flush if using cuda api to copy from GPU Memory to Persistent Memory?
user_1658839
0
•
asked Jan 8, 2022
2
2
103
clflush
persistent-memory
flush
cuda
cpu-architecture
How does a CPU handle asynchronous interrupts?
user_11740909
0
•
asked Jan 6, 2022
2
1
137
interrupt
arm
x86
cpu-architecture
Temporality of ST64B and MOVDIR64B
user_4480394
0
•
asked Jan 3, 2022
4
1
161
micro-architecture
arm64
x86-64
assembly
cpu-architecture
Assembly why is "lea eax, [eax + eax*const]; shl eax, eax, const;" combined faster than "imul eax, eax, const" according to gcc -O2?
user_12892937
0
•
asked Dec 11, 2021
6
2
392
x86-64
assembly
cpu-architecture
optimization
c
What does M1 mac optimization process for an application mean?
user_16163044
0
•
asked Dec 10, 2021
3
1
286
apple-m1
cpu-architecture
cpu
macos
The strong-ness of x86 store instruction wrt. SC-DRF?
user_4485168
0
•
asked Dec 6, 2021
2
1
230
stdatomic
memory-barriers
memory-model
cpu-architecture
c++
Intel JCC Erratum - what is the effect of prefixes used for mitigation?
user_2945027
0
•
asked Dec 3, 2021
5
1
208
micro-optimization
intel
x86
assembly
cpu-architecture
Does an OS choose a memory controller when allocating memory in a server with multiple controllers? How?
user_1165136
0
•
asked Nov 29, 2021
2
2
96
ram
x86
cpu-architecture
memory-management
linux
Prev
Prev
6
7
8
(current)
9
10
Next
Next
Hot Questions