SpiceQA
Questions Tags Users Badges

chisel

164 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Testing Chisel object functions that use hardware constructs
user_21165850
• asked Oct 8, 2021
2
1
74
chiseltest chisel
Chisel invert Vec[Bool] one-liner
user_21165850
• asked Oct 4, 2021
3
2
89
chisel
How to understand the beat in chisel language?
user_149662270
• asked Sep 22, 2021
1
2
94
riscv chisel cpu scala
What are these `a.bits.user.amba_prot` signals and why are they only uninitialized conditionally in my HarnessBinder?
user_165572440
• asked Sep 13, 2021
1
1
135
rocket-chip chisel
Why do poked values change on last clock cycle in chiseltest, thus failing asserts?
user_57092870
• asked Sep 7, 2021
2
1
52
chiseltest chisel
Create a generic Bundle in Chisel3
user_168217150
• asked Sep 3, 2021
2
1
164
chisel
How to add elements in Vec like a binary tree's leaf nodes?
user_56867150
• asked Sep 2, 2021
2
2
46
chisel
How to generate verilog code like "reg[n-1:0] = 90" with chisel3?
user_137184810
• asked Sep 1, 2021
2
1
128
chisel
Why Bool(true) != Bool(true) in chisel3?
user_44229570
• asked Aug 22, 2021
3
2
348
chiseltest chisel scala
What the purpose of `initSource`, `initSink` or `setSinkClock` in chiseltest test harness?
user_44229570
• asked Aug 21, 2021
1
1
51
chiseltest chisel scala
  • PrevPrev
  • 3
  • 4
  • 5 (current)
  • 6
  • 7
  • NextNext
Hot Questions
Terms of service Privacy policy
Powered by Answer