chisel

164 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Chisel: Decoupled directionality lost in nested Vecs
user_100441990
•
2
1
329
chisel
Advanced Parameterization Manual in Chisel
user_103772240
•
3
2
557
chisel
BlackBox feature in chisel3
user_94959710
•
2
2
680
chisel
How to add reset to the Queue chisel class
user_35678950
•
3
2
478
chisel
How to add a sbus master to rocket-chip periphery
user_35678950
•
4
2
414
rocket-chip chisel
What is the <> operator in Chisel?
user_65367220
•
3
2
1581
chisel scala
Chisel -- clock gating
user_24720010
•
4
2
957
riscv chisel
How to create a vector of vector when I'm defining IO
user_25137620
•
3
4
1418
chisel
Chisel3: How to get verilog,cpp and vcd files simultaneously
user_44935680
•
4
1
1527
chisel build scala
Chisel code translating into Verilog/C++
user_70570070
•
4
2
1009
chisel
Hot Questions