chisel

164 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
Not sign-extended in AND operation in firrtl
user_108903270
•
2
1
71
chisel scala
Why does implicit type conversion from Int to UInt not work?
user_108903270
•
4
1
483
chisel scala
Type Class for Complex Numbers
user_76607260
•
2
2
139
complex-numbers chisel
How to make assertions in Chisel be just warnings and not stop simulation
user_24720010
•
3
2
432
riscv chisel
Firrtl runs of out of heap memory with large input
user_65367220
•
2
1
401
chisel out-of-memory jvm
What is the meaning of :*= and :=* operators?
user_76607260
•
4
3
466
rocket-chip chisel
Chisel Output with SystemVerilog Interfaces/Structs
user_95768000
•
3
1
521
chisel
Vector of RegEnable
user_35678950
•
3
1
299
chisel
What benefits does Chisel offer over classic Hardware Description Languages?
user_105363620
•
30
1
15971
chisel
Multiple clocks support in chisel iotesters
user_94959710
•
2
1
221
chisel
Hot Questions